

REMARKS

Claims 6-10, 18-19, 22-23 and 25-26 are pending in the application.

Claims 6-8, 18-19, 22-23 and 25-26 stand rejected under 35 U.S.C. §112 as being non-enabled by Applicant's disclosure. Applicant disagrees and request reconsideration of such rejections.

The pending claims recite densities of memory cells in semiconductor memory devices. For instance, claims 6-8 recite 16M semiconductor memory devices having a total of from 16,000,000 to 17,000,000 functional and operably addressable memory cells occupying an area on a die having a total combined area which is no greater than 14mm². Claims 18-19 recite 16M semiconductor devices having a total of from 16M to 17M functional and operably addressable memory cells arranged in multiple memory arrays, and wherein at least one of the memory arrays contains at least one area of 100 square microns of continuous die surface having at least 128 of the functional and operably addressable memory cells. Claims 22, 23, 25 and 26, like the above-discussed claims 18 and 19, recite circuitry having a memory array containing at least one area of 100 square microns and having at least 128 functional and operably addressable memory cells.

The Examiner contends that the memory densities recited in claims 6-8, 18-19, 22-23 and 25-26 are not enabled by Applicant's original disclosure. Specifically, the Examiner contends that Applicant's claims should include limitations to particular fabrication techniques disclosed

1 in Applicant's specification, in addition to the recited densities.
2 Applicant disagrees. Applicant's disclosed fabrication techniques are
3 merely exemplary processes which can be utilized to achieve particular
4 densities. Nothing in Applicant's specification indicates that the scope
5 of Applicant's invention is to be limited solely to the disclosed exemplary
6 embodiments, and it is improper for the Examiner to force limitations
7 of the particular disclosed embodiments into Applicant's claims.

8 Applicant's position is consistent with prior decisions of the Federal
9 Circuit (*see, for example, SRI Int'l v. Matsushita Elec. Corp. of Am.*, 227
10 USPQ 577, 586 (Fed. Cir. 1985) (explaining that the scope of the claims
11 in a patent is not limited by the best mode set forth in a patent
12 specification), *and, United States v. Telectronics*, 8 USPQ2d 1217, 1223
13 (Fed. Cir. 1988) (holding that a patent for a bone growth stimulator
14 device which disclosed a range of currents for use with stainless steel
15 electrodes was enabling for electrodes made from materials other than
16 stainless steel because persons of ordinary skill in the art would know
17 how to determine the appropriate current to use with the other
18 materials). Applicant's position is also consistent with precedent from
19 the Board of Patent Appeals and Interferences (*see, for example, Beale*
20 *v. Schuman*, 212 USPQ 291 (BOPI. 1980), stating "An inventor is not
21 required to limit his claims to a specific example or examples disclosed
22 in his application.")
23

1 Under the authority of the above-discussed decisions of the Federal
2 Circuit and the Board of Patent Appeals and Interferences, Applicant
3 need not incorporate specific methodology of disclosed exemplary
4 embodiments into the claims to meet the enablement requirement of
5 §112. The Examiner's rejections based on §112 are therefore improper,
6 and Applicant requests withdrawal of such rejections in the Examiner's
7 next Action.

8 Claims 6-10, 18-19, 22-23 and 25-26 stand rejected as being
9 unpatentable over Applicant's disclosure of the prior art in view of
10 Denboer. Applicant disagrees and requests reconsideration of such
11 rejections. Claims 6-10, 18-19, 22-23 and 25-26 all recite specific
12 densities of circuitry which are neither shown nor suggested by either of
13 the Examiner's cited references. Referring first to claim 6, such recites
14 a total of from 16,000,000 to 17,000,000 functional and operably
15 addressable memory cells occupying a total combined area which is no
16 greater than 14mm². Neither of the Examiner's cited references suggests
17 or discloses such density of memory cells.

18 The Examiner indicates that Applicant's admitted prior art indicates
19 that 16M circuitry is known. The Examiner further indicates that
20 Applicant's disclosure teaches that one method of achieving the claim 6
21 recited density is through the use of at least five conductive layers. The
22 Examiner's indications regarding Applicant's disclosure, while correct, fail
23 to emphasize the important distinction that Applicant's disclosed

1 utilization of five conductive layers to form a recited 16M circuitry is
2 not admitted prior art. The importance of this distinction is apparent
3 in light the remainder of the Examiner's rejection. Specifically, the
4 Examiner cites Denboer as teaching the use of five conductive layers,
5 and contends that the claim 6 recited density is obvious in view of
6 Denboer in combination with Applicant's teaching that five conductive
7 layers can be utilized to form the claim 6 recited density. But
8 Applicant's teaching of using five conductive layers to form a recited
9 density is part of Applicant's invention, not part of the prior art. The
10 Examiner is therefore attempting to utilize Applicant's own invention in
11 combination with the prior art to support an argument for obviousness
12 of the invention. Such is hindsight reconstruction, and is not an
13 appropriate basis for a §103 rejection. (See, e.g., *Interconnect Planning*
14 *Corp. v. Feil*, 227 USPQ 543, 551 (Fed. Cir. 1985); *In re Mills*, 16
15 USPQ2d 1430 (Fed. Cir. 1990) (explaining that hindsight reconstruction
16 is an improper basis for rejection of a claim).)

17 When Applicant's inventive teaching of the utilization of five layers
18 to form a claim 6 recited density is removed from amongst the
19 Examiner's cited material, the remaining references do not, either alone
20 or in combination, suggest or disclose the claim 6 recited density of
21 semiconductor circuitry. Regardless of whether Denboer discloses five
22 conductive layers, there is no suggestion within Denboer of any
23 recognition that such five layers could be used in forming the claim 6

1 recited density. Also, Applicant's admitted prior contains no suggestion
2 that five conductive layers could be utilized to form the claim 6 recited
3 density. As neither cited reference suggest such use of five conductive
4 layers, it is inconceivable that the references could, in combination,
5 suggest the claim 6 recited density.

6 Applicant further notes that Denboer's teaching of five conductive
7 layers, coupled with Denboer's lack of teaching of the claim 6 recited
8 density, argues for the non-obviousness of Applicant's invention rather
9 than evidencing obviousness. Specifically, Denboer had a tool at hand
10 that could be utilized for achieving Applicant's recited invention.
11 Further, as the Examiner has noted, it has been a goal in the
12 semiconductor industry to maximize density of memory cells.
13 Accordingly, had Denboer recognized that his disclosed methodology
14 could be used to increase a density of memory cells, Denboer almost
15 certainly would have mentioned such as an advantage of the disclosed
16 methodology. However, Denboer does not mention such advantage.
17 From this, it can be inferred that Denboer did not recognize that his
18 disclosed methodology could be utilized to form circuitry encompassed by
19 Applicant's claims. For at least this reason, the cited reference of
20 Denboer argues for the non-obviousness of Applicant's invention, rather
21 than the obviousness of such invention.
22
23

1 For the above-discussed reasons, claim 6 is allowable over the
2 Examiner's cited references. Applicant therefore requests such allowance
3 in the Examiner's next action.

4 Claims 7-10 depend from claim 6 and are therefore allowable for
5 at least the reasons discussed above regarding claim 6. Applicant
6 therefore requests allowance of claims 7-10 in the Examiner's next action.

7 Referring next to claim 18, such claim, like the above-discussed
8 claim 6, recites a memory device having a particular density. In the
9 case of claim 18, the density is recited as a memory array containing at
10 least 100 square microns of continuous die surface and having at
11 least 128 functional and operably addressable memory cells. Neither of
12 the Examiner's cited references suggests such disclosed density.
13 Accordingly, it is inconceivable that the references could, in combination
14 suggest the recited the subject matter of claim 18. For at least this
15 reason, claim 18 is allowable over the cited references, and Applicant
16 requests such allowance in the Examiner's next action.

17 The Examiner's argument for obviousness of claim 18 is similar to
18 that discussed above regarding claim 6. Specifically, the Examiner
19 contends that Denboer discloses a method (utilization of five conductive
20 layers) which Applicant describes as a procedure that can be utilized
21 during formation of the recited densities. The Examiner then engages
22 in hindsight reconstruction to indicate that Applicant's recited subject
23 matter would be obvious in view of Denboer. However, for reasons

1 similar to those discussed above regarding claim 6, Denboer actually
2 evidences the non-obviousness of claim 18, rather than the obviousness.
3 Specifically, Denboer demonstrates that persons of ordinary skill in the
4 art had access to at least some of the procedures described in
5 Applicant's specification for achieving the recited densities, and did not
6 recognize that such procedures would lead to the densities recited in
7 Applicant's claims. For at this additional reason, claim 18 is allowable
8 over Denboer.

9 Referring to claim 19, such depends from claim 18 and is
10 therefore allowable for at least the reasons discussed above regarding
11 claim 18.

12 Referring next to claim 22, such claim, like the above-discussed
13 claim 18, recites circuitry having a particular density wherein a memory
14 array contains 100 square microns of continuous die surface having at
15 least 128 functional and operably addressable memory cells. Claim 22
16 is therefore allowable for reasons similar to those discussed above
17 regarding claim 18, and Applicant requests such allowance in the
18 Examiner's next Action.

19 Claims 23, 25 and 26 depend from claim 22 and are therefore
20 allowable for the reasons discussed above regarding claim 22 as well as
21 for their own recited features which are neither shown nor suggested by
22 the cited art. Applicant therefore requests allowance of claims 23, 25
23 and 26 in the Examiner's next Action.

1 Claims 6-10, 18, 19, 22, 23, 25 and 26 are allowable for the
2 reasons discussed above. Applicant therefore requests that the
3 Examiner's next Action be formal allowance of claims 6-10, 18, 19, 22,
4 23, 25 and 26.

5 Respectfully submitted,

6
7 Dated: 12/4/95

By: [Signature]

8 David G. Latwesen, Ph.D.
9 Reg. No. 38,533
10 Attorney for Applicant
11
12
13
14
15
16
17
18
19
20
21
22
23